# GaN Power HEMT Tutorial: GaN Basics



#### GANPOWER INTERNATIONAL INC

Fred Yue Fu (傅玥) Co-founder and COO GaNPower International Inc.

© Fred Yue Fu (傅玥), GaNPower International Inc.



### Contents

#### Ø Session 1: GaN devices basics

 $\triangleright$  GaN, An Introduction

Ø GaN Design, Fabrication and Testing

Ø GaN Compact Modeling and Reliability

Ø Session 2: Gate Driving

Ø Session 3: GaN Applications



## Power Devices: History of Evolvements





## It's time to move on…





## Material Properties Comparison







## WBG Power Devices: Applications



Source: Yole Development: How power electronics will reshape to meet 21st century challenges? ISPSD 2015



## Substrate Materials for GaN HEMT





Power RF



## Simplified E-GaN vs. LDMOS Device Structures







## Simplified E-Mode vs. D-Mode GaN HEMT







### Cascode GaN HEMT



#### Good:

- $\triangleright$  GaN is normally on by nature: easy to fabricate
- $\triangleright$  Si like gate control with higher V<sub>th</sub>
- Ø Reverse conduction with LV MOS body-diode

#### Bad:

- $\triangleright$  Comparatively lower performance
- $\triangleright$  Controlling silicon rather than GaN gate
- Ø May need extra TVS device to protect MOS
- $\triangleright$  Difficult to match C<sub>oss</sub> of GaN and MOS
- $\triangleright$  Still has  $Q_{rr}$





## Cascode GaN HEMT

- **≻** Cascode can make package more complicated with 3 components and ceramic substrate
- $\triangleright$  Can be more expensive than pure Emode
- $\triangleright$  Also, cascode is not feasible for low voltage (<200V) GaN, due to the  $R_{dson}$ portion from MOS is too high:
	- Ø for 600V device, Rdson from MOS contribute less than 5%;
	- for 100V device, MOS can contribute more than  $30\%$  of the  $R_{dson}$ , which is impractical





1. System Plus Consulating: https://www.systemplus.fr 2. Alex Lidow Johan Strydom Michael de Rooij David Reusch, GaN TRANSISTORS FOR EFFICIENT POWER CONVERSION, Wiley

O Fred Yue Fu (傅玥), GaNPower International Inc. 111 11 11 12 12 13 14 15 16 17 17 18 19 19 19 19 19 19 19 19 1



## Commercial E-Mode GaN HEMT with "p-GaN"



1,Kevin J. Chen, Understanding the Dynamic Behavior in GaN-on-Si Power Devices and IC's, Integrated Power Conversion and Power Management, 2018 2,Greco, G., Iucolano, F., & Roccaforte, F. Review of technology for normally-off HEMTs with p-GaN gate. Materials Science in Semiconductor Processing



## Why no Avalanche Breakdown in GaN?

- $\triangleright$  GaN has a very high critical electric field (10 times that of Si, on par with SiO<sub>2</sub> or SiN already)
- Ø Lateral device structure causes electric field crowding, particularly in overlying insulators
- Ø GaN HEMT is more like a ceramic capacitor breakdown in the overlying insulators, where peak electric field took place
- If breakdown ever occurs, the device suffers permanent damage
- $\triangleright$  Design margin (>30%) for GaN is usually much higher than that of Si (which only has 10%)





## Why no P-type GaN HEMT Like PMOS?

- Ø Si has both NMOS and PMOS, for NMOS, current is carried by electrons while in PMOS, current is carried by the holes
- Ø However, for GaN HEMT, there is no P-type GaN HEMT yet
- $\triangleright$  First, ion implantation and subsequent annealing of magnesium in GaN is very difficult to achieve
- $\triangleright$  Second, hole mobility in GaN is very low (30 cm<sup>2</sup>/Vs for holes vs. 2000 cm<sup>2</sup>/Vs for electrons)
- Ø GaN monolithic ICs are realized either by using complementary E-mode and Dmode GaN, or using E-mode GaN only



## Why E-mode GaN V<sub>g-max</sub> is Limited to 7V

- Ø Unlike a silicon MOS, the P-GaN / AlGaN / GaN can be viewed as a PIN diode structure with a depletion region
- $\triangleright$  With in-situ doped p-type dopant (Magnesium) for p-GaN layer, the depletion region extends over the thickness of the GaN 2DEG channel for  $V_q=0V$ , thus interrupts the channel below the gate region
- $\triangleright$  When a positive gate bias is applied, the 2DEG channel is re-established, yielding to on-state conditions
- $\triangleright$  Gate leakage current increases with increasing gate voltage. Voltage beyond 7V will results higher gate leakage current
- ron the r-Gary / AlGary / Gary gate stack, a TDDbag<br>(Time Dependent Dielectric Breakdown) needs to be  $\triangleright$  For the P-GaN / AlGaN / GaN gate stack, a TDDB $\triangleright$ analyzed for proper max gate voltage with long term reliability concerns
- $\triangleright$  It has been determined that maximum rating of 6~7V for p-GaN HEMT is most appropriate





## Current Collapse Phenomenon





### Current Collapse: TCAD Transient Simulation





### Contents

#### Ø Session 1: GaN devices basics

 $\triangleright$  GaN, An Introduction

Ø GaN Design, Fabrication and Testing

Ø GaN Compact Modeling and Reliability

Ø Session 2: GaN Gate Driving

Ø Session 3: GaN Applications



## GaN Power Device Supply Chain











GaN Design Stage (TCAD Simulation)





Simulated Using Crosslight NovaTCAD





 $V_d$ =100V  $V_q$ = $V_s$ +0V



Simulated Using Crosslight NovaTCAD

#### © Fred Yue Fu (傅玥), GaNPower International Inc. 23

Device Design and Layout



## GaN Design Stage (TCAD Simulation)



 $\triangleright$  In addition to stress caused by material lattice mismatch, the intrinsic stress from SiN layer can be defined in the process simulation. The stress profile can be used by the device simulator to calculate the piezoelectric polarization.

 $\triangleright$  Stress engineering may help to achieve enhancement mode?

Device Design and Layout



#### Fabrication Process Flow for GaN Epi-layer

The GaN Epi wafer is fabricated from either Si, SiC or Sapphire substrate. Each layer is deposited using MOCVD (Metal Organic Chemical Vapor Deposition) for low cost and high throughput



© Fred Yue Fu (傅玥), GaNPower International Inc. 25

Epitaxial Wafer



#### A GaN-on-Sapphire HEMT Fabrication Example

Device Fabrication 2







## Fabrication Steps (D-mode HEMT)

Simplified GaN-on-Sapphire HEMT Process Flow (GaN-on-silicon is similar):



- 2 Mask #1: Mesa Etching
- 3 RIE Mesa Etching
- 4 Mask #2: S/D Contacts
- 5 Ohmic Contact Deposition
- 6 Mask #3: Gate Lithography
- 7 Schottky Gate Deposition
- 8 Growth of Passivation Layer
- 9 Mask #4: Contact Hole Opening
- 10 Mask #5: Field plate and metallization





### A GaN-on-Sapphire HEMT Process Flow Example



- ① Mask 01 Mesa etch
- Define a device area
- $\triangleright$  Create isolation between devices



8333

- ② Mask 02 S/D
- Ø Source and drain contact to AlGaN
- $\triangleright$  The metal must be deposited after a completely clean process to eliminate layers between AlGaN and Metal



- ④ Lift-off and Anneal
- To improve contact quality
- $\triangleright$  Bad annealing may dramatically degrade the device performance



█▓

- ⑤ Mask 03 Gate
- $\triangleright$  Define gate region
- $\triangleright$  The alignment in this step is the most critical as it affects many parameters (L<sub>ad</sub>, Gate on Mesa, design of field plate)



Device Fabrication

2

- ③ Deposit S/D metal
- Deposit ohmic contacts on top of AlGaN as source and drain



- ⑥ Gate Metal Deposition
- Pre-clean is important for the Schottky barrier



#### A GaN-on-Sapphire HEMT Process Flow Example







- ⑦ Gate metal Lift-off ⑧ SiN deposition (passivation)
	- $\triangleright$  The first layer of SiN layer is for passivation
	- $\triangleright$  It is important for decreasing the traps at the AlGaN surface
	- $\triangleright$  Many device performances, including leakage current, threshold voltage, breakdown voltage, are related to the quality of this passivation
	- $\triangleright$  This layer is also used for the field plates





Device Fabrication

2

- ⑨ Mask 04: S/D contact
- $\triangleright$  The source fingers are opened for field plates
- $\triangleright$  The S/D/G pads are opened
- $\triangleright$  All other area should be covered by SiN



covers the whole area



#### Circuit Probing (Wafer level testing)

## Circuit Probing (CP)





Probe Card

http://www.jemam.com/probecard.htm https://www.mjc.co.jp/en/technology/ https://www.formfactor.com/ http://www.jem-net.co.jp/en/products/pro\_hando\_top.html

Circuit Probing can sort out bad dies from good dies by combining multiple test items, both room temperature and high temperature tests can be applied

Test items example:

- $\checkmark$  I<sub>dss</sub>: Drain leakage current
- $\mathsf{v}$  I<sub>gss</sub>: Gate leakage current
- $\checkmark$  V<sub>th</sub>: Threshold voltage
- $\overline{R}_{\text{dson}}$ : On-state resistance
- $\checkmark$  g<sub>m</sub>: Transconductance

Pass / Fail depends on specified range, bad dies are inked to avoid being picked up for further packaging



Circuit Probing (Wafer level) testing)

## Circuit Probing (CP)



Failed sites are marked with ink and will not be picked for packaging afterwards

In this example, we have:

- $\checkmark$  Total dies: 229
- $\checkmark$  Bad dies: 32
- $\checkmark$  Yield: 86%

Sometimes the CP specs are too tight, resulting lower yield. But a too loose spec can lead to increased device early failures



Packaging (Wire-bond)

### Simplified Packaging Steps





## Final Test (FT)



Power device FT tester

Final **Testing** (Packaging Level) 5

Final test can identify problems with assembled devices, and it is the last test before shipment

Test items example:

- $\checkmark$  I<sub>dss</sub>: Drain leakage current
- $\checkmark$  V<sub>th</sub>: Threshold voltage
- $R<sub>don</sub>:$  on-state resistance
- $\checkmark$  BV: Breakdown voltage

Pass / Fail depends on specified range

http://www.accotest.com/index.asp



### GaN Packaging Types





### GaN Device Parameter Testing

- $\checkmark$  Static (DC) parameters testing
	- $\triangleright$  R<sub>dson</sub>, V<sub>th</sub>, BV, I<sub>dss</sub>, I<sub>gss</sub>, V<sub>sd</sub>, R<sub>g</sub>, etc...
- $\checkmark$  Dynamic parameters testing
	- $\triangleright$  C<sub>iss</sub>, C<sub>rss</sub>, C<sub>oss</sub>, Q<sub>q</sub>, Q<sub>qs</sub>, Q<sub>qd</sub>, Q<sub>rn</sub> etc...
- $\checkmark$  Double pulse testing (for dynamic parameters)
	- $\triangleright$  T<sub>n</sub> T<sub>f</sub>, T<sub>d</sub>, dv/dt, etc...
- $\checkmark$  Thermal testing
	- $\triangleright$  R<sub>thjc</sub>, R<sub>thja</sub>, etc...
- $\checkmark$  SOA testing



### Parameter Testing: DC Parameters

- $\checkmark$  Static (DC) parameters testing for GaN HEMTs
	- $\triangleright$  R<sub>dson</sub> is tested by applying a 6V gate bias, Kelvin connection should be applied if an impedance analyzer or a power device analyzer/curve tracer such as Keysight 1505A is used. Both room and high temperature R<sub>dson</sub> can be recorded at certain drain current level (e.g.  $I<sub>d</sub>=5A$  for 100 mΩ device)
	- $\triangleright$  V<sub>th</sub> is tested by shorting drain and gate terminals and apply a voltage to the drain with respect to the source. The voltage is recorded at certain drain current level (e.g. 3.5 mA for 100 mΩ)




## Parameter Testing: DC Parameters

 $\checkmark$  Static (DC) parameters testing for GaN HEMTs

- Ø BV (breakdown voltage test) for GaN HEMT is very different from MOSFET. For  $I_d-V_d$  breakdown curves are rarely seen in the datasheet. Unlike silicon MOSFET, GaN doesn't have avalanche breakdown. Once GaN device breakdown, the device is destroyed, and the equipment is likely not fast enough to catch the complete curves
- Ø GaNPower's 650V E-mode devices real breakdown voltage is above 900V for a safety margin
- $\triangleright$  GaNPower is also the world's first and only provider of 1200V single chip E-mode GaN HEMT, with real breakdown voltage exceeding 1500V





## Parameter Testing: R<sub>q</sub>

Gate internal resistance is measured with drain open and high frequency, such as f=25MHz



$$
V(t) = V_{bias} + V_o \sin \omega t
$$

$$
I(t) = I_o \sin(\omega t + \theta)
$$

$$
I_o = \frac{V_o}{\sqrt{R^2 + (\frac{1}{\omega C})^2}}
$$

$$
\theta = \tan^{-1} \frac{1}{R\omega C}
$$





## Parameter Testing: R<sub>dson</sub> vs. Temp





## Parameter Testing:  $I_D$  vs.  $V_{GS}$



For silicon SJ MOS, a Zero Temperature Coefficient (ZTC) point exists. Below this point, current increases with increasing temperature, causing hot spot and device failure. E-mode GaN has no such issue



### Parameter Testing:  $V_{th}$  vs. Temp



Gangyao Wang, John Mookken, Julius Rice, Marcelo Schupbach: Dynamic and Static Behavior of Packaged Silicon Carbide MOSFETs in Paralleled Applications , IEEE https://www.richardsonrfpd.com/docs/rfpd/Dynamic\_and\_Static\_Behavior\_SiC\_MOSFET.pdf

Threshold Voltage vs Temp.



## Parameter Testing: Reverse Cond. and V<sub>sd</sub>

- $\triangleright$  There is no PN junction in the GaN device  $\parallel$  40  $\parallel$  40  $\parallel$  Application Guide)
- $\triangleright$  With S and G connected, applying a negative  $V_{DS}$  equals to applying a positive  $V_{GD}$
- $\triangleright$  When V<sub>GD</sub> exceeds the threshold voltage, the channel will conduct current, much like the body-diode of a MOSFET
- $\triangleright$  A negative bias on the Gate terminal requires an equal potential drop on the  $\perp$ drain terminal so that  $V_{GD}$  can reach  $V_{th}$
- $\triangleright$  In datasheet, V<sub>sd</sub> is usually larger than V<sub>th</sub> because the test criteria of  $I_d$  (for  $V_{th}$ ) and  $I_s$  (for  $V_{sd}$ ) is different.  $V_{sd}$  is usually defined at a much higher current value than  $V_{th}$





## Parameter Testing: Capacitance





## Parameter Testing: Capacitance



Fei (Fred) Wang, Zheyu Zhang, and Edward A. Jones: Characterization of Wide Bandgap Power Semiconductor Devices, The Institution of Engineering and Technology 2018



Capacitance: Si SJ MOS vs. GaN



For GaN HEMT:  $C_{OSS}$  variation:  $C_{OSS(Vds=0.5V)}/C_{OSS(Vds=500V)}$ =521pF/30pF=17.4

For Si SJ MOS: C<sub>OSS</sub> variation: C<sub>oss(Vds=0.5V)</sub>/C<sub>oss(Vds=500V)</sub>=2.8X10<sup>4</sup>pF/32pF=875

Silicon SJ MOSFET has a much wider  $C_{\text{oss}}$  variation, which causes significant nonlinearity -> more severe EMI



## Super Junction MOS  $C_{DS}$  Non-linearity

 $\triangleright$  C<sub>ds</sub> can be calculated as:

 $C_{ds} \propto$ εA d

- A is the total area formed by the P/N junction depletion region, d is depletion width
- $\triangleright$  For small  $V_{ds}$ , A is large, and d is narrow, so  $C_{ds}$  is large
- With increasing  $V_{ds}$  d increases while A keeps almost constant,  $C_{ds}$  decreases
- $\triangleright$  At certain  $V_{ds}$ , the lateral depletion regions merge, A suddenly drops, and d is wide,  $C_{ds}$  decreases significantly







# GaN  $C_{GD}$  Non-linearity



 $\triangleright$  C<sub>GD</sub> of GaN can be viewed as C<sub>GD2</sub> and  $C_{GDS}$  in series and  $C_{GDI}$  in parallel:

$$
C_{GD} = C_{GD1} + \frac{C_{GD2}C_{GD3}}{C_{GD2} + C_{GD3}}
$$

 $\triangleright$  With a high V<sub>DS</sub> applied, while C<sub>GD1</sub> and  $C_{GD2}$  are not sensitive to  $V_{DS}$ ,  $C<sub>GD3</sub>$  decreases with the increasing depletion region, causing  $C_{GD}$  to decreases





## Capacitance:  $C_{\text{o (er)}}$  and  $C_{\text{o (tr)}}$

- $\triangleright$  C<sub>oss</sub> is voltage dependent, no matter GaN or SJ MOS
- $\triangleright$  Single point  $C_{\text{oss}}$  value is not very useful, it can't represent the entirety of the capacitance curve
- $\triangleright$  By using the energy and time related effective output capacitance values, calculations will be more accurate, and they are more convenient to use
- $\triangleright$  These output capacitances (C<sub>o(er)</sub> and C<sub>o(tr)</sub>) are usually evaluated at 80% of rated breakdown voltage (80% BVdss, or BV $_{80\%}$ )
- $\triangleright$  The energy related effective output capacitance C<sub>o(er)</sub> and time related effective output capacitance  $C_{\text{o(tr)}}$  can be calculated using the following equations:

$$
C_{o(tr)} = \frac{Q_{oss-80\%}}{BV_{80\%}} = \frac{\int_0^{BV_{80\%}} C(V) dV}{BV_{80\%}}
$$

$$
C_{o(er)} = \frac{2}{BV_{80\%}^2} = \int_0^{BV_{80\%}} C(V) V dV
$$

Alexander J. Young, ON Semiconductor, Characterizing the dynamic output capacitance of a MOSFET



## Parameter Testing: Q<sub>g</sub>

- $\triangleright$  Q<sub>q</sub> can be tested with single pulse inductive load switching
- $\triangleright$  The value of R<sub>G</sub> is intentionally chosen to be large (>300 $\Omega$ ) so that the switching transient can be slowed down for better calculation
- $\triangleright$  Q<sub>g</sub> can then be extracted as (for Turn -off) :

$$
I_G(t) = \frac{V_G(t) - V_{G-\text{applied}}(t)}{R_G}
$$
  

$$
Q_G(V_G) = \int_0^t \frac{V_G(t) - V_{G-\text{applied}}(t)}{R_G} dt
$$
  

$$
Q_{GS} = Q_G (V_G = V_{Plateau})
$$
  

$$
Q_{GD} = Q_{G(V_D=0)} - Q_{G(V_D=VDD)}
$$





## Parameter Testing: Q<sub>q</sub> Curve



GaN Q<sub>g</sub> is one order of magnitude smaller compared to silicon SJ MOS with similar  $R_{\text{dson}}$  and BV ratings



## Parameter Testing:  $I_{dss}$  and  $I_{qss}$  vs. Temp.





 $\triangleright$  A GIT device, such as GaN offered by Panasonic and Infineon, exhibits a much higher gate current, since they are current driven, rather than voltage driven GaN devices, like BJTs



## Current Collapse: Dynamic R<sub>dson</sub>



 $\triangleright$  There are various ways to measure dynamic  $R_{dson}$ , most of these methods involve a fast and accurate clamping circuit

- $\triangleright$  In this setup, the voltage drop V<sub>clamp</sub> across the Zener diode D<sub>Z</sub> is measured instead of V<sub>DS</sub>, the diode forward voltage V<sub>D1</sub> is calibrated so that low R<sub>dson</sub> of GaN can be accurately measured
- $\triangleright$  R is chosen to limit the current of D<sub>1</sub> so that it won't heat-up

Source: Rui Li, Xinke Wu, Gang Xie, Kuang Sheng, Dynamic On-state Resistance Evaluation of GaN Devices under Hard and Soft Switching Conditions, APEC 2018



## Current Collapse: Dynamic R<sub>dson</sub>





hybrid-drain- embedded-GIT. The hole injection from the additional drain-side p-GaN at the OFF state compensates the electron trapping in the epilayer. Successfully suppressed current collapse up to 850 V was obtained. (K.Chen IEEE TED 2017)

#### With 2us stress, measured at 500ns or 2000ns after turned-on



Technology has improved over the past two years, the dynamic  $R_{dson}$  is better now than 2 years ago

Source: Rui Li, Xinke Wu, Gang Xie, Kuang Sheng, Dynamic On-state Resistance Evaluation of GaN Devices under Hard and Soft Switching Conditions, APEC 2018



### Parameter Testing: Thermal Resistance

- $\triangleright$  To test the thermal resistance, we need to know the accurate junction temperature within the packaged device. (We can test the junction temperature using thermal imager or thermal coupler, but it needs to teardown the case)
- $\triangleright$  For MOSFET with PN junctions, body diode forward voltage  $V_f$  is monitored for sensing the junction temperature. GaN has no body diode. Instead,  $R_{dson}$  is used to sense the T<sub>j,</sub>, which means T<sub>j</sub>=T<sub>j</sub>(R<sub>on</sub>)





# R<sub>thJC</sub> from Various Packaging Forms



All data from Infineon datasheet



## Parameter Testing: Thermal Impedance

- $\triangleright$  Thermal resistor determines how much power it will dissipate for certain temperature change, while thermal capacitor governs the thermal capacity, or how much heat it can hold on
- Ø Sometimes in Failure Analysis, we use thermal impedance as a guideline for damage caused by either Temperature Cycling (TC) or Power Cycling (PoC). TC tests how the external temperature impact device life-time, while PoC tests how the self-heating gradually damage the device internally





#### Parameter Testing: Transient Thermal Impedance

- $\triangleright$  DC thermal impedance is the maximum thermal impedance at steady state
- The transient thermal impedance is a measure of how the device behaves when pulsed power is applied to it. This is important for determining the behavior of low duty cycle, low frequency pulsed loads
- $\triangleright$  For the same power level, at short durations, the thermal impedance appears to be smaller





#### How to Rate Continuous Current?



- $\triangleright$  I<sub>ds</sub> calculated from this method reflects the upper current limit. To keep a safety margin, the current rating is usually lower than the calculated value
- $\triangleright$  As an example, for CoolMOS IPB65R095C7,  $R_{dson@TJmax} = 0.202$ ,  $R_{thJC} = 0.98$ ,  $I_{dsmax}$  from the above equation calculated as 25.13A. This device is rated as 24A by Infineon
- $\triangleright$  Another current limiting factor is bond wire fusing. But most of the time bonding wires fuse only when devices fail



#### Why GaN has a lower current rating with same  $R_{dson}$ ?

- $\triangleright$  With the same packaging forms and similar  $R_{\text{dson}}$ , the continuous current of GaN is rated much lower than silicon, due to the fact that with the same R<sub>dson</sub>, GaN chip size is usually much smaller than silicon counter part, which increases thermal resistance  $R_{thIC}$
- $\triangleright$  As an example, for a GaN device with R<sub>dson@TJmax</sub>=0.26Ω, R<sub>thJC</sub>=1.0K/W, I<sub>dsmax</sub> from the above equation calculated as 22A. This device is rated as 15A by the GaN manufacturer for some safety margins
- Ø Also, the total area of lead-frame bonding pads determine how many bonding wires with certain thickness (1mil, 2mil?) can be applied. These bonding wires have limited current handling capabilities and can be the bottleneck for some packaging types (such as DFN)
- $\triangleright$  For GaN manufacturers such as GaNPower, we use the same chip in different packaging forms (such as TO220, DFN, etc…), the current ratings are always less meaningful than  $R_{dson}$  values



## How to Rate Pulsed Current

- $\triangleright$  The rating of max pulsed current is similar to that of a continuous current in that both current ratings are calculated rather than tested.
- $\triangleright$  The pulsed current rating is based on the current pulse duration and duty cycle specified (e.g. 100us duration and duty cycle=1%), with regard to the transient thermal impedance



https://e2e.ti.com/blogs\_/b/powerhouse/archive/2015/06/29/understanding-mosfet-data-sheets-part-4-mosfet-switching-times



# Chip Sizes Compared



- Ø SJ Chip size shrinks during the past 20 years. However, GaN is a quantum leap, even with lateral structures.
- $\triangleright$  Smaller chip size means lower cost for the same technology



## FOM Comparison (SJ MOS vs. GaN)

FOM  $(R_{\text{dson}} \cdot Q_g)$   $(\Omega \cdot nC)$ 





## Parameter Testing: SOA

- GaN has similar SOA definition as Silicon devices
- The thermal instability region indicates where thermal runaway can occur, and the steeper the slope, the more prone the FET is to enter this thermal runaway condition at higher breakdown voltages
- Ø TLP (Transmission Line Pulse) can be used to test the device SOA boundary



www.transphormusa.com

#### © Fred Yue Fu (傅玥), GaNPower International Inc. 63

 $V_{DS}$  (V)



#### Parameter Testing: Power Ratings

 $\triangleright$  With R<sub>thJC</sub> available, we can use this equation to calculate the max power allowed:

$$
P_{max} = \frac{T_{Jmax} - T_c}{R_{thJC}}
$$

 $\triangleright$  A power vs. case temperature curve can then be drawn based on the equation above



Reference: GaN Systems Datasheet



### Datasheet Testing: Keysight B1505A/B1506A

- $\triangleright$  Keysight 1500 series is a one stop power device parameter testing platform, with All-in-one solution for power device characterization up to 1500A/10kV
	- $\checkmark$  Fully automated Capacitance (C<sub>iss</sub>,  $C_{\text{oss}}$ ,  $C_{\text{rss}}$ , etc.) measurement at up to 3000V of DC bias
	- $\checkmark$  Gate charge measurement
	- $\checkmark$  High voltage/high current fast switch option to characterize GaN current collapse effect
	- $\checkmark$  Perform both hot and cold temperature dependency testing in an interlock equipped test fixture



#### Source: https://www.keysight.com/



## Double Pulse Tests: Methods

- $\triangleright$  The load inductor is used to establish the desired current during the first pulse and keep this current nearly constant during the subsequent turnoff and turn-on transients.
- $\triangleright$  The capacitors are employed to maintain a stable DC bus voltage. Bulk capacitors with large capacitance supplies energy to establish the inductive current during the first pulse, while the decoupling capacitor with low parasitic equivalent series inductance (ESL) is responsible for supplying transient current during the switching transition.
- Ø A bleeder resistor is introduced across the DC bus to dissipate the remaining energy stored at the DC capacitors
- $\triangleright$  The DPT signals are generated either by a signal generator or by a MCU



Source: Fei (Fred) Wang, Zheyu Zhang, and Edward A. Jones, Characterization of Wide Bandgap Power Semiconductor Devices; published by The Institution of Engineering and Technology 2018



### Double Pulse Tests: Descriptions

- $\triangleright$  With a constant voltage and a given inductor in the test, there is a constant current change rate di/dt during turn-on.
- $\triangleright$  The width of the first pulse is set to achieve the current you want to observe, for device characterization this often is the device's rated current.
- $\triangleright$  At the end of the first pulse, the double pulse test allows to observe "turn-off" rated current".
- $\triangleright$  The current commutates to the freewheeling diode and gets back to the GaN when turning on the second pulse. An oscilloscope properly set will observe "turn-on of rated current" at the rising edge of the second pulse. However, during the turn-on period, the current in the device grows and does so exceeding the rated current. As everything you want to learn takes place during the rising edge, the second pulse can be as short as possible.
- Ø The important parts are the falling edge of pulse one and the rising edge of pulse two.

http://athenaenergycorp.com/wp-content/uploads/2016/03/Rogowski\_doublepulse\_testing.pdf



## Double Pulse Tests: Some Tips

- $\triangleright$  In DPT, it is important to have a low inductance loop to minimize the V<sub>ds</sub> voltage overshoot.
- $\triangleright$  For current measurement, a current probe requires additional wiring, which brings high frequency inductance. It is necessary to insert a dynamic current measurement, typically coaxial shunt, into the switching loop.
- Ø Gate loop is not from the gate drive IC to the device, but from the gate drive decoupling capacitor to gate drive IC and then the device. Magnetic field cancellation concept can be used to minimize the gate loop parasitics.



Double pulse test with additional wiring for current probing



Double pulse test without additional wiring for current probe



A typical coaxial shunt for current sensing



#### Contents

#### Ø Session 1: GaN devices basics

 $\triangleright$  GaN, An Introduction

Ø GaN Design, Fabrication and Testing

Ø GaN Compact Modeling and Reliability

Ø Session 2: GaN Gate Driving

▶ Session 3: GaN Applications



# Compact Modeling of GaN HEMT

- $\triangleright$  There are three compact modeling methods: physics-based, semiphysics-based or behavioral model
- $\triangleright$  The physics-based model is based on the physical structure and internal parameters of GaN HEMT, which is very accurate, however, it's not suitable for power electronics circuit simulations due to the complicated physical parameter extraction process, as well as the long simulation time
- Semiphysics-based model is partly based on the physical structure and internal parameters of GaN HEMT, and some behavioral equations are included
- Behavioral model is mainly based on behavioral equations of GaN HEMT, the information about the physical structure and the internal parameters of GaN HEMT is not necessary any more



Hong Li, Xingran Zhao, Wenzhe Su, Kai Sun, Trillion Q. Zheng and Xiaojie You; Non-segmented PSpice Circuit Model of GaN HEMT with Simulation Convergence Consideration, IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 2017



#### Compact Modeling of GaN HEMT: Behavioral model Example

 $\triangleright$  For static modeling that takes temperature into account:

- $\triangleright$  For dynamic modeling that takes temperature into account:
- Ø Model parameters are extracted with measurement data



Hong Li, Xingran Zhao, Wenzhe Su, Kai Sun, Trillion Q. Zheng and Xiaojie You; Non-segmented PSpice Circuit Model of GaN HEMT with Simulation Convergence Consideration, IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 2017



 $100<sub>1</sub>$ 

 $75$ 

50

 $\Omega$ 

 $-2.5$ 

 $-50$   $-2.305$ 

 $2.31$ 

2.315 2.32 2.325

 $Time(s)$ 

(a) Turn-on transient

 $\sum_{\text{DS}}$  25

#### Compact Modeling of GaN HEMT: Behavioral model Example

- $\triangleright$  In order to have an accurate simulation, all the parasitics in the circuitry should be included. The numbers can be extracted from either measurements or 3D structural simulations such as Ansoft Q3D:
- $\triangleright$  Good fits can be obtained from proper parameter extraction for the behavior compact model:

 $12<sup>1</sup>$ 

100

75

25

 $\Omega$ 

1.635 1.64 1.645 1.65 1.655

 $Time(s)$ 

 $\sum_{\beta=50}$ 

Experimental

Simulation

2.33 2.335 2.34

 $\times 10^{-5}$ 



Hong Li, Xingran Zhao, Wenzhe Su, Kai Sun, Trillion Q. Zheng and Xiaojie You; Non-segmented PSpice Circuit Model of GaN HEMT with Simulation Convergence Consideration, IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 2017


### Compact Modeling of GaN HEMT: Behavioral model Example

- Similar modeling method (behavioral model) is also provided by Keysight technologies:
	- Measured device characteristics turned into mathematical representation
	- Accurately represents device behavior which can't be achieved with any physics-based model
	- Less parameters with better conversion
	- Independent of device physics parameters (e.g.  $T_{ox}$ )  $\rightarrow$  Everyone (e.g. circuit designer) can use



 $\tanh\left(\left(\text{Lambda}1 \times \tanh(1 + \text{Lambda}2 \times V_{gs})\right) \times V_{ds}\right)$ 

Added Vgs, Vds dependent parameter to drain current equation to better represent unsaturated drain current

$$
Q_{gs}
$$
  
=  $(C_{gspi} + C_{gs0} \times \tanh 02)$   
+  $(C_{gspi} + (C_{gs0} \times \tanh 01 + C_{gs0i} \times \tanh 1i) \times \tanh 02)$   
 $\tanhXX(i) = 1 + \tanh(A + B \times V_{gs} + C \times V_{ds})$ 

Added tanhXX to express a positive bias dependence on charge equation



APEC 2018: WBG power circuit simulation with extensive device characterization and modeling Keysight Technologies



# Reliability Testing: Bathtub Curve



© Fred Yue Fu (傅玥), GaNPower International Inc. 74



# Reliability Testing: Examples

A typical JEDEC standard reliability tests for power devices should cover a long list of items, here is a highly simplified version to show some of the tested items



### © Fred Yue Fu (傅玥), GaNPower International Inc. 75



# Reliability Testing: JC-70

A new JEDEC committee: JC-70 was established in 2017 to deal specifically for wide band gap devices reliability issues. A sample proposed items for guidelines is listed below



Update: JEP173: Dynamic On-Resistance Test Method Guidelines for GaN HEMT Based Power Conversion Devices was released in 2019

Status of wide bandgap device qualification standards effort by new JEDEC committee JC70, APEC 2018



## ISO, RoHS and IATF16949



Chemical Laboratory - Kao., SGS Taiwan Ltd.

**Test Report** 

No.: KA/2018/A0678

Page: 1 of 14

SUMITOMO BAKELITE (TAIWAN) CO., LTD. NO. 1. HWA SYLRD. TA FA INDUSTRIAL DISTRICT. TA LIAO, KAOHSIUNG, TAIWAN

#### The following sample(s) was/were submitted and identified by/on behalf of the applicant as



#### **Test Requested**

(1) As specified by client, with reference to RoHS 2011/65/EU Annex II and amending Directive (EU) 2015/863 to determine Cadmium, Lead, Mercury, Cr(VI), PBBs, PBDEs, DBP, BBP, DEHP, DIBP contents in the submitted sample.

Date: 2018/10/16

(2) Please refer to next pages for the other item(s).

**Test Result(s)** : Please refer to next page(s)

#### Conclusion

(1) Based on the performed tests on submitted samples, the test results of Cadmium, Lead, Mercury, Cr(VI), PBBs, PBDEs, DBP, BBP, DEHP, DIBP comply with the limits as set by RoHS and amending Directive (EU) 2015/863.



### An example of RoHS test certificate

- $\triangleright$  ISO is the basic requirement for semiconductor manufactures and packaging houses.
- Ø RoHS (Restriction of Hazardous Substances) is generally required.
- $\triangleright$  IATF16949 is one of the automotive industry's most widely used international standards for quality management
- $\triangleright$  For fabless design house such as GaNPower, we rely on our foundry and packaging partners for these certificates

## THANKS FOR WATCHING!

**Contact us (Vancouver Headquarters):**

- 230-3410 LOUGHEED HWY VANCOUVER, BC, V5M 2A4 CANADALGA
- $\bullet$ 1.778.588.1119
- information@iganpower.com  $\bullet$

#### 联系我们 **( Greater China Region )**

- $\bullet$ 中国江苏省苏州市工业园区纳米技术国家大学科技园F0411
- $\boldsymbol{O}$ +86-512-65267027
- $\blacksquare$ sales@iganpower.com

